Tempering and isothermal curves of annealing of radiation damage in p-and n-channels of both commercial, or "soft," and radiationhardened, or J-process, samples of RCA CD4007A CMOS integrated circuits, irradiated with both Co-60 gamma-rays and 1 MeV electrons, have been determined. These experimental data were analyzed for activation energies of thermal annealing using two theoretical treatments, one of which is a new approach proposed here. The resulting activation energy distribution of p-channels of both the commercial and J-process exhibit a single peak centered at about 1 eV, whereas the distributions of n-channels of the commercial process exhibit two distinct peaks centered at about 0.9 and 1.2eV. The activation energy distributions of n-channels of the J-process show three peaks centered at about 0.7, 1.0 and 1.3eV. The two peaks in the n-channels of the commercial devices are attributed to the double diffusion of phosphorus and boron in the formation of the p-well and the subsequent growth of the gate oxide using this silicon surface. If this reasoning is correct, then it follows that the radiation-induced charge trapping in the gate oxide occurs mainly around the impurity centers. The n-channels of the J-process exhibit considerable reverse annealing under elevated temperatures and large long-term room-temperature annealing as compared to p-channels. No differences in the annealing modes between devices irradiated with Co-60 gamma rays and 1 MeV electrons were observed.
I. Introduction
Thermal annealing of radiation-induced damage in semiconductor devices has become of increasing interest for space applications as projected mission lifetimes have increased and relatively permanent orbiting structures are being planned. Also, measurements and analyses of thermal annealing processes are useful tools for shedding light on the nature of charge carrier traps in semiconductors. In MOS structures, for example, thermal annealing can be used to reveal the nature of charge trapping in the gate insulators and insulator-semiconductor interface and to measure activation energies necessary to overcome potential barriers for electron-hole recombination.
Annealing of radiation damage in CMOS and other semiconductor devices may be roughly, but conveniently divided into three categories:
(1) Short-Term Annealing (room temperature and below) [1] [2] [3] [4] [5] (2) Long-Term Annealing (room temperature)3 and (3) Thermal Annealing (elevated temperatures).6 9 The first category usually refers to all the annealing processes that occur within a few minutes after irradiation. The study of these processes is important in the investigation of radiation damage, but is of very little benefit to space flight applications where the radiation rates are relatively low. The second category is of considerable practical importance for space flight, since the temperature around the spacecraft's hardware is usually controlled close to room temperature throughout the mission lifetime, which may be several years. This type of annealing of radiation damage often acts as a balancing agent in device radiation effects, bringing a device to a steady-state condition where radiation damage rates become equal to annealing rates. In some types of radiation-hard manufacturing processes the rate of annealing of radiation damage occurs even faster than the defect introduction rate. (This type of annealing, however, should not be confused with radiation-rate-dependent effects which are altogether different processes.) In some applications, where the amount of shielding allowed aboard the spacecraft approaches the borderline case, it is extremely important to be able to predict the amount of annealing that an engineer can count on in designing spacecraft electronics. The simplest way, of course, would be to measure the extent of annealing for the lifetime of an entire mission, but this is entirely impractical. It is, therefore, the approach of this program to use isothermal and tempering curves and the analysis of their accelerated annealing at elevated temperatures to derive the activation energy spectrum. Since the activation energy spectrum contains a relation between the time and the temperature dependence of the instability of the MOS devices, one should be able to evaluate and predict the behavior of these devices under a continuous variation of radiation and temperature, such as that which one encounters in the space radiation environment.
In earlier work,6,8 an analysis of isochronal and isothermal annealing curves for p-channel MOS devices has revealed a distribution in activation energies, rather than a single activation energy. In this work, we have extended the analysis to include both p-and n-channels in a CMOS structure. In addition, we have introduced tempering, rather than isochronal curves for activation energy analysis, since tempering curves are more amenable to this kind of analysis. (In tempering, temperature is increased linearly as a function of time.) Also, a new approach to the theoretical analysis for activation energies is introduced.
II. Experimental

CMOS Integrated Circuits
The irradiation and annealing described in this work were performed on RCA CD4007A CMOS integrated circuits of two technologies: (1) a rad-soft, commercial process and (2) a rad-hard process,10'11 designated J-process. According to the manufacturer, the only differ ence between the two processes in the gate oxide is the nitrogen anneal temperature: the nitrogen anneal of the commercial process took place at 11 000 C, whereas that of the J-process took place at 8500 C. These devices consist of three n-channel and three p-channel enhancementmode MOS transistors. The by RCA specifically for the CREM* program, and are, therefore, spaceflight qualified.
Irradiation
Irradiation was carried out in the Radiation Facility of Goddard Space Flight Center using both the 2MeV Van de Graaff accelerator and the Co-60 gamma-ray source. Since the commercial devices are much softer than the J-process devices, all the commercial ICs were irradiated to an average total fluence of 2.8 X 101 1 particles/cm2 in the case of electrons, or 104 rad-Si in the case of gamma rays. J-process devices were irradiated with electrons to an average total fluence of 2.8 X 1012 particles/cm2, or 105 rad-Si with gamma rays. The electron energy was 1 MeV, and the incident electron flux was measured and integrated using a Faraday cup and an ELCOR Model A3 1 OC Current Indicator and Integrator. The gamma-ray dose rate was measured on a Victoreen Model 555 Roentgen Rate Meter with I 00x probe. Doses of both types of radiation were further checked with the Far West Technology Model 401 Radiachromic Reader. The accuracy of calibration of this reader was in turn checked with a series of radiachromic films irradiated at the National Bureau of Standards with known doses of gamma rays. Devices were irradiated in both biased and unbiased conditions. In the biased devices, gate-to-substrate voltages of +1 0V for the n-channels and -I OV for the p-channels were applied. Drain-to-source voltages were not applied during irradiation since in actual flight conditions drain currents flow only for a short time during switching and the drain-to-source voltages applied during irradiation are generally known not to have any effects on the gate threshold.
Annealing
Annealing of the samples was done in a Dewar type oven identical to that used in previous work.6-9 The variation in the temperature along the sample array was less than ± 1 .5°C. To eliminate short-term room-temperature annealing, the devices were kept at room temperature for 15 minutes after irradiation was stopped and before annealing began. Since all the data were taken at room temperature, annealing had to be interrupted by quickly cooling the samples to room temperature, taking the data, and then rapidly reheating the samples to the annealing temperature. Approximately 12 to 15 minutes elapsed each time between return of the samples to room temperature and the taking of the measurements. This rapid cooling and reheating of the devices produced no observable effects on the threshold potential of the unirradiated samples, as was shown by unirradiated control devices. All the devices were annealed with no gate biases applied during the annealing process since, as shown in a previous work,8 in the case of p-channels, gate biases of both polarities alter the rate of annealing: negative biases retard annealing and positive biases lead to instabilities in the threshold potential due to bias-temperature (B-T) treatment effects.
Data Acquisition
The extent of both radiation damage and annealing was measured by the shift in the threshold potential, VG T as defined above. A gate threshold voltage readout and device biasing system built by the University of Michigan for the ground simulation phase of the CREM experiment was used to read out gate threshold voltages before and after irradiation and after each annealing step. After irradiation, the devices were subjected to two different annealing regimes: tempering and isothermal annealing. In tempering, the temperature is linearly increased as a function of time and the annealing process is interrupted at equal temperature intervals to take readings. In isothermal annealing, the samples are annealed at a constant temperature, the annealing time being carried out at logarithmically increasing intervals.
Since there were small variations in initial and final (after irradiation) VGT, the data were normalized to unity in the form of an unannealed fraction remaining after some annealing. It is defined as VGT (after each annealing step) -VGT (before irradiation) 1
Tempering Figure 1 shows the results of tempering on RCA's CD 4007A commercial, or "soft" ICs, where unannealed fraction is plotted against the temperature. Initial readings are at room temperature. The temperature was raised at 200°C per hour in 25-degree steps from 250 to 450°C, between which the devices were rapidly cooled to take measurements. The data represent averages of six samples, three irradiated with Co-60 gamma rays and three with I MeV Van de Graaff electrons. Both sources were used in order to detect any possible difference in annealing modes of the radiation-induced damage due to these different sources of radiation. No observable difference was detected, hence all the curves were averaged and the root mean square error in N is approximately ±4%. As can be seen from the curves, there is a pronounced difference between the n-and p-channel tempering curves. There is apparently a more complicated annealing process going on in the n-channels than in the p-channel. This is very strongly reflected in the distributions of the activation energies described below. It is interesting to note that the p-channel tempering curve is very similar in shape to the isochronal curve6 obtained earlier on p-channel devices made by the General Micro-electronics Co. several years ago.
A more pronounced difference in the tempering curves between n-and p-channel devices was found in RCA's J-process devices, as shown in Figures 2 and 3 . Figure 2 shows one tempering curve averaged over all the unbiased and biased p-channel transistors (since there was very little difference in the tempering characteristic of these two irradiation modes) and three tempering curves for the unbiased n-channels, irradiated with three different irradiation rates using the Co-60 source.
Although the rate effect is small in the case of unbiased n-channels, it is very pronounced in the case of biased n-channels as shown in Figure  3 . There, the devices which spent 23.8 hours under irradiation exhibit a comparatively large apparent reverse annealing at the very beginning of the tempering process and then again at about 180°C, as compared to the devices that were under irradiation for 2.7 and 3.2 hours. No satisfactory explanation for this phenomenon has yet been found. The most probable explanation is that more electrons were trapped in either the interface states14 or shallow electron traps9 in the oxide during the long-term (23.8 h) exposure to Co-60 radiation under positive gate bias. It is difficult to decide in the light of these experiments alone whether the radiation-induced interface states of shallow oxide electron traps, or maybe both, are responsible for this electron trapping. The lack of change in the transconductances, however, after irradiation for such small radiation doses indicates that there were very few radiationinduced interface states created. Since the total Co-60 dose in both short-and long-term exposures are the same, the number of electron traps should be the same, which leads one to conclude that the electric field is solely responsible for filling the traps with electrons. (Nothing like that was observed in the unbiased n-channels.) During subsequent heating, the traps release the electrons into the conduction band of silicon, exposing more effective positive charge, which is identified with "reverse" annealing. This large reverse annealing has not been observed in the commercial n-channel devices. Isothermal curves were obtained for commercial process devices and their analysis for activation energy of annealing was performed, however, their presentation is beyond the scope of this paper. Of more interest are the isothermal curves of J-process which are represented in Figures 4 and 5 for both p-and n-channels annealed at 250, 1250 and 2500C. As seen from the curves, the p-channels show an annealing rate which increases monotonically with temperature, as shown by the increasing negative slopes. The n-channels, on the other hand, show considerable annealing at 25°C (room temperature), as compared to much less annealing at 125°C and 2500C. This is because there is a considerable reverse annealing at these higher temperatures. In particular, the 250°C isothermal shows considerable reverse annealing at the beginning and in the middle of the curve which is to be expected since, in the tempering curves of Figures 2 and 3, this is precisely dependence of the annealing process may then be represented using first-order kinetics as:
dn/dt=-Kn, (2) where t is the annealing time and n is the density which undergoes the rate process and is, in our case, proportional to the density of effective positive charge. K is the rate constant which depends on the temperature through the Arrhenius relation:
where r, which in general may be a function of time, is the product of Boltzmann's constant and the annealing temperature in absolute units, A is a frequency factor and e is the activation energy.
Substituting Equation (3) into Equation (2) and integrating, we obtain n(t) = no expI-A exp[-e/r(t')] dt'1.
When ther pressed as (4) re is a distribution of activation energies, Equation (4) by an integral transform.
In the following, we will derive workable approximations to the solutions of the Equation (5) for both methods and use them to analyze the tempering and isothermal curves for distributions in the activation energies. By doing so, we will compare the two methods.
First Method: Using the appropriate approximation developed by Vand F and refined by Primak, 16 it can be shown that, for isothermal annealing, the activation energy, e0o is given by: eo =0r I n(At) and the activation-energy distribution is given by: no(eo) _ -dN/dt (t/T); similarly, for tempering, the activation energy is given by the transcendental equation: eo/r + ln(eo/r + 2) = ln(Aci) the single maximum in -dN/dr of the p-channels of this technology produces a single peak. In the n-channels of the J-process devices the analysis gives rise to even more complicated results. There we observe three maxima in -dN/dr which gives rise to three peaks in the activation energy distributions. We also observe here some reverse annealing which leads to negative values of the activation energy. This method of analysis is not equipped to handle this latter aspect and thus the regions of negative values of activation energy are not shown. In the analysis of the isothermal curves, each isothermal covers a separate "band" of the activation-energy axis, with some overlap. There are two major difficulties in analyzing the isothermal curves: One is that the slopes are much more difficult to determine, since they are small, and the other is that each isothermal requires a separate group of samples, thus introducing some additional variation in the results. These two factors are responsible for the greater scattering of activation energy values than in the case of tempering analysis. The principal value of the isothermal analysis is for determination of the frequency factor, A, in Eqs. (6) and (8) . 
Equations (8) and (9) were used in the analysis of the tempering data of Figures 1-3 to produce the activation energy distributions represented in Figures 6 and 7 and Equations (6) and (7) were used in the analysis of the isothermal data of Figures 4 and 5. As can be seen from Equations (7) and (9), the activation energy distribution is proportional to the slope of the tempering or isothermal annealing curve; hence, the double maximum in -dN/dT of the n-channels of the commercial devices gives rise to a double peak in the activation energy distribution, while Second Method. In this method we start by assuming that the annealing is described by a reaction kinetics whose order is to be determined from experimental data. By a global fitting which simultaneously amounts to a smoothing procedure, the time (t) dependence of the annealing function is obtained. The distribution function of the activation energy then can be derived directly from the inverse Laplace transform of the annealing function. The mathematical steps will be illustrated by specific CMOS examples. Because of some essential differences in the annealing characteristics of the p-channel case from that of the n-channel case, we will discuss these cases separately. We will use the data of isothermal annealing at 2000C of the y-irradiated, unbiased case. Figure 8 shows data for two such devices. The solid curve is obtained from a seventh order reaction kinetics: n(t)= (I + 1.38 X 10-4 t)-1/6 (10) where t is in the units of seconds. The order which is related to the value of the exponent of Eq. (10), is arrived at by curve fitting as an adjustable parameter. According to Equation (3) and (5) (11) where k is the Boltzman constant and N is as defined in Equation (1) . The solution of this inverse Laplace transform is no(K) = 6 x1/6 e-x/kT r (7/6), (12) 6 where x = 1.38 X 10-4 AK. The parameters A, as defined in Eq. (3), and C are adjusted such that the value of the maximum no and its corresponding eo coincide with the spectrum of n(e) from the numerical method as given'in Figure 2 . The results from the two methods are shown in Figure 9 . In general these two curves are quite similar. Two discrepancies noted are: (1) The curve from Equation (12) shows a broader distribution at high energies. This can be explained by an approximation that, in the direct Laplace transform upon which Equation (13) is based, the limits of K are assumed to be from zero to infinity, whereas actually they should be from a small but finite value of K to infinity. (2) There is an anomaly of no(e) in the low energy region.
This effect is not included in the formulation of Equation (I 1). A proper treatment of this effect will be published elsewhere. where F1 and F2 are the recovery functions for the processes and N1 and N2 their corresponding concentratiQns. Such a system has been considered in the literature to describe the recovery in mixed amorphous and crystalline phases or macromolecular mixtures.17
One important characteristic of Equation (13) is that it cannot be represented by a usual reaction kinetics such as that of Equation (2) or its extension, nor by an inclusion of multiple terms to the right hand side of Equation (2) . The reason is that mathematically, from N1 and N2, one can determine their sum N, but not vice versa, that is, from N, one cannot determine N1 or N2. One manifestation of this limitation is that only in systems such as that of Equation (13), can a multiple activation energy spectrum be obtained.
In the application of Equation (13) to the annealing data, we used a trial and error method to determine F1 and F2. A satisfactory fitting is obtained when both Fl and F2 are given by a second order kinetics, that is, n on the right hand side of Equation (2) is to be replaced by n2 and K by K' and K2 for the two processes. Thus, Equation (13) The data of isothermal annealing of n-channel devices shows that the recovery consists of two simultaneous processes. Each has its own reaction role, but both processes contribute to the recovery of the threshold gate voltage. This section will discuss such recovery processes. Mathematically, the recovery of the unannealed fraction can be represented by:
The fitting is not exact, but the trend of the experimental data is clearly represented.
From Equation (15), we can calculate the spectrum of the activation energy distribution, that is, following the procedure of Equation .5L
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The solid curve represents Eq. 14.
_ the latter possibility is the existence of "reverse" annealing in the present experiments. It is difficult to see how heating could induce diffusion of holes from the silicon back into the oxide. The distribution of activation energies may be thought of as the distribution of interface potential barriers over which the thermally excited electrons diffuse into the oxide. It was suggested18 that the lowering of the barriers is due to the fact that the tails of the potential wells of the hole traps in the oxide extend across the interface into the silicon. The traps located farther from the interface lower the barrier less than those located closer to the interface (as schematically indicated in Figure 7 of Reference 6); hence the distribution in the activation energies. The electrons are then propelled further into the oxide by the process of hopping9 from one trap to another. If this is the mechanism for thermal annealing, then the difference between the p-and n-channels indicate that the radiation-induced charge traps are impurity-dependent and that the traps are preferably formed near the impurities rather than elsewhere 100 in the amorphous oxide. We know that the n-channel gate oxide is grown on the surface of silicon which has been doubly diffused with dopants as compared with that of p-channels. To start with, the n-type silicon wafer, doped with phosphorus, is used in the formation of the p-channel gate oxide. A p-type well is then formed by ion implantation of boron. This is the silicon from which the n-channel gate oxide is grown, containing both phosphorus and boron impurities.
Let us consider the annealing process of Figure 1 and the corresponding distribution of activation energies of Figure 6 for the n-channel device. Initially, at lower temperatures, one type of charge trap is annealed as electrons diffuse into the oxide overcoming comparatively lower barriers. Then, as the temperature is increased, some resistance to annealing is observed until the temperature is high enough for the electrons to overcome a second distribution of barrier heights. These appear to be more difficult to anneal than the traps in the p-channel.
In the n-channels of the J-process the annealing kinetics is even more complicated. There, the data imply not two but three predominant traps, although no third doping impurity was deliberately introduced by the manufacturing process. The analysis of these data is somewhat obscured by the unusually large reverse annealing in the A I 0 qz I / n-channels, but not as much as it would seem at first glance. Since the ing curves, the activation energy distributions from each of the curves of Figures 2 and 3 would be very similar. However, for a clearer picure 11. Activation energy distribution calculated from the ture, the reverse annealing should be measured by a series of separate data represented by solid curve of Figure 10 . experiments and separated from the annealing curves. The initial maximum observed between room temperature and 500C in the tempering he procedure of Danchenko, et al.,6 a value of 1 x 1 07 is curves reflect an additional distribution of low-energy states, most of the frequency factor A, and the result is shown in Figure  which probably anneal very rapidly at room temperature immediately peak, which has smaller activation energy, represents a after irradiation. Reverse annealing observed in these devices indicates y, and the higher peak, with larger activation energy, a slow that much of the positive charge trapping in the gate oxide is overcompensated by electron trapping at interface states or by shallow electron trapping in the oxide, hence the devices show an apparent hardness to V. Discussion and Conclusions radiation as a result.
The most interesting result of this investigation and analysis is the observation of a pronounced difference in the annealing modes of radiation-induced damage in the p-and n-channel transistors in semiconductor devices of the same type, fabricated using both commercial and J-process CMOS technologies. It is believed that in the annealing process the radiation-induced positive charges are fixed in the gate oxide and that at elevated temperatures, electrons from the conduction band of silicon diffuse through the interface and oxide potential barriers and recombine with the fixed positive charges. There is some experimental evidence (Figure 2 Comparing the two methods of analysis for activation energy distribution, the first method has the advantage of model independence while, in the second method, the solution of N(t) is dependent on the model. On the other hand, the first method suffers from data scattering, as well as the requirement of a larger number of experiments while the second method already smoothes the data in the determination of N(t), therefore, no(e) appears a smooth function and if there is a secondary structure, such as inflections or two peaks, the result from this second method is less ambiguous than that from the first. of this paper and has been published in an earlier work. 6 The criterion for choosing the value A = 107 in this work is that this value determines the continuity from segment to segment in the envelope of the activation energy distribution, where the various segments are the result of analysis from various isothermals of annealing. Furthermore, the main features of the spectrum (such as peaks) based on the analysis from tempering curves should coincide with those based on the analysis from isothermal curves. Those criteria were satisfied to the best possible fitting with A = 107.
Simons and Hughes2 and Derbenwick and Sander5 found much smaller activation energies of annealing for MOS devices, i.e., 0.4 and 0.33 eV, respectively. Their results support our findings that there is a distribution of activation energies when the annealing is extended to higher annealing temperatures. The temperature range of isochronal annealing employed by Derbenwick5 is about -60°-+1 10°C and it was possible to plot experimental points on a straight line as a function of inverse temperature, which led to an indication of a single activation energy of 0.33 eV. In our temperature range of annealing (25°-450°C) no such single straight line could be plotted indicating the existence of a distribution of activation energies, and the radiation damage we were investigating just begins to anneal out at temperatures above 1000 C (Figures 1, 2 and 3 ). An analysis of the 25°C isothermal in our devices contributed to the 0.5 -0.7 eV part of the spectrum, where most of the annealing processes investigated in Derbenwick5 have already taken place.
